ispc: A SPMD Compiler for High-Performance CPU Programming

Matt Pharr Intel 16 March 2012

http://ispc.github.com

Topics


- Context: characteristics and design space of modern HW
- The challenge: effective use of CPU SIMD hardware
- ispc: a C-with-SPMD compiler for the CPU

Processor Design Space

- Given die area / power consumption limits, balance:
 - Clock speed
 - Execution context size
 - # fetch/decode units
 - #ALUs
 - On-chip memory size
 - Latency vs. throughput

The Programmer's Ideal

Ix



@ 100 GHz

The Programmer's Ideal

Ix

or, as a fallback

32x

Exec Context

Exec Context
Fetch/Decode
ALU
Cache


ALU

@ 100 GHz

@ 3-4 GHz

The HW Architect's Ideal

Ix



3 Modern Parallel Architectures

CPU: 2-10x

Exec Context
Fetch/Decode
ALU ALU ALU ALU
ALU ALU ALU ALU
Cache

MIC: 50+x

Exec Context

Fetch/Decode

ALU ALU ALU ALU

ALU ALU ALU ALU


ALU ALU ALU ALU

ALU ALU ALU

ALU ALU ALU


Cache


GPU: 2-32x




Filling the Machine (CPU and GPU)

- Task parallelism across cores: run different programs (if wanted) on different cores
- Data-parallelism across SIMD lanes in a single core: run the same program on different input values







Available Parallel Computation





Available Parallel Computation




At 32 elements, 183 GFLOPS vs. 8.6 GFLOPS










The Challenge



Available Parallel Computation

Filling The Processor With Computation

- Auto-parallelization / auto-vectorization
 - Brittle, limited performance transparancy
- Explicit SIMD programming
- "SPMD on SIMD"

Programmer Flexibility vs. Architectural Efficiency

- MIMD: most flexible, least efficient
- SIMD: least flexible, most efficient

- SPMD: provide illusion of MIMD on SIMD hardware
 - Same as MIMD if all program instances operate on separate data

SPMD 101

- Run the same program in parallel with different inputs
 - Inputs = array elements, pixels, vertices, ...

```
float func(float a, float b) {
   if (a < 0.) a = 0.;
   return a + b;
}</pre>
```

 The contract: programmer guarantees independence between different program instances running with different inputs; compiler is free to run those instances in parallel

SPMD On SIMD


- Map program instances to individual lanes of the SIMD unit
 - e.g. 8 instances on 8-wide AVX SIMD unit
- A gang of program instances runs concurrently
 - One gang per hardware thread / execution context

SPMD On A GPU SIMD Unit

```
~PTX
a = b + c;
                     fadd
if (a < 0)
               cmp, jge l_a
     ++b;
                  fadd, jmp l b
else
                     1 a:
     ++c;
                     fadd
                     1 b:
```


(Based on http://bps10.idav.ucdavis.edu/talks/03-fatahalian_gpuArchTeraflop_BPS_SIGGRAPH2010.pdf)

SPMD On A GPU SIMD Unit



(Based on http://bps10.idav.ucdavis.edu/talks/03-fatahalian_gpuArchTeraflop_BPS_SIGGRAPH2010.pdf)

SPMD On A CPU SIMD Unit



SPMD on SIMD Execution


Transform control-flow to data-flow

```
if (test) {
    true stmts;
}
else {
    false stmts;
}
```


```
old_mask = current_mask
test_mask = evaluate test
current_mask &= test_mask
// emit true stmts, predicate with current_mask
current_mask = old_mask & ~test_mask
// emit false stmts, predicate with current_mask
current_mask = old_mask
```

SPMD Mandelbrot

```
int mandel(float c re, float c im, int count) {
    float z re = c re, z im = c im;
    int i;
    for (i = 0; i < count; ++i) {
        if (z re * z re + z im * z im > 4.)
            break;
        float new re = z re*z re - z im*z im;
        float new im = 2.f * z re * z im;
        z re = c re + new re;
        z im = c im + new im;
    return i;
```



SPMD Memory Access: Gathers



Perf. Model: SPMD vs. MIMD

- Execution divergence across SIMD lanes reduces SPMD performance
- Memory access divergence across SIMD lanes reduces SPMD performance

ispc

ispc Goals

- High-performance code for CPU SIMD units
- Scale with both core count and SIMD vector width
- Ease of adoption and integration

ispc Language Features

- C-based syntax (familiarity)
- Code looks scalar, but executes in parallel (SPMD)
- Mixed scalar + vector computation
- Single coherent address space
- AOS/SOA language support

Related Work

- CUDA, OpenCL, GPU shading languages
- RenderMan shading language
- IVL
- C*, MasPar C, ...


C Features Available

- Structured control flow: if, switch, for, while, do, break, continue, return
 - Limited support for goto
- Full C pointer model: pointers to pointers, function pointers, ...
- Structs, arrays, array/pointer duality
- Standard basic types (float, int, ...)
- Some C++ features

Example: A Ray Tracer in ispc

C++ Application Code

```
ispc Code
```




```
export void
caytrace (uniform int width, uniform int height,
        const uniform float raster2camera[4][4],
        const uniform float camera2world[4][4],
        uniform float image[],
        const LinearBVHNode nodes[],
        const Triangle triangles[]) {
   // set up mapping to machine vector width
   for (y = 0; y < height; y += yStep) {
        for (x = 0; x < width; x += xStep) {
           Ray ray;
            generateRay(raster2camera, camera2world,
                        x+dx, y+dy, ray);
            BVHIntersect(nodes, triangles, ray);
            int offset = (y + idy) * width + (x + idx);
            image[offset] = ray.maxt;
            id[offset] = ray.hitId;
```

```
export void mandelbrot ispc(uniform float x0, uniform float y0,
                            uniform float x1, uniform float y1,
                            uniform int width, uniform int height,
                            uniform int maxIterations,
                            uniform int output[])
    uniform float dx = (x1 - x0) / width, dy = (y1 - y0) / height;
    for (uniform int j = 0; j < height; j++) {</pre>
        for (uniform int i = 0; i < width; i += programCount) {</pre>
            // Figure out the position on the complex plane to compute the
            // number of iterations at. Note that the x values are
            // different across different program instances, since x's
            // initializer incorporates the value of the programIndex
            // variable.
            float x = x0 + (programIndex + i) * dx;
            float y = y0 + j * dy;
            int index = j * width + i + programIndex;
            output[index] = mandel(x, y, maxIterations);
```

```
static inline int mandel(float c_re, float c_im, int count) {
    float z re = c re, z im = c im;
    int i;
    for (i = 0; i < count; ++i) {
        if (z_re * z_re + z_im * z_im > 4.)
            break;
        float new re = z re*z re - z im*z im;
        float new im = 2.f * z re * z im;
        z re = c re + new re;
        z im = c im + new im;
    return i;
```

```
task void
mandelbrot scanlines (uniform int ystart, uniform int yend,
    for (uniform int j = ystart; j < yend; ++j) {</pre>
export void mandelbrot ispc(...) {
    uniform float dx = (x1 - x0) / width, dy = (y1 - y0) / height;
    /* Launch task to compute results for spans of 'span' scanlines. */
    uniform int span = 2;
    for (uniform int j = 0; j < height; j += span)</pre>
        launch mandelbrot scanlines(j, j+span, x0, dx, y0, dy, width,
                                     maxIterations, output);
```

Building Applications Using ispc



Integration With Regular Debuggers

```
Emacs: /Users/mmp/ispc/src/examples/rt/rt.ispc
 (qdb) down
 #1 0x0000001000096e2 in BVHIntersect (nodes=@0x100200000, tris=@0x101000000, r=@0 >
x7fff5fbfef00) at rt.ispc:201
 (gdb) where
 #0 BBoxIntersect (bounds=@0x7fff5fbfe070, ray=@0x7fff5fbfe1c0) at rt.ispc:124
#1 0x00000001000096e2 in BVHIntersect (nodes=@0x100200000, tris=@0x101000000, r=@0 >
x7fff5fbfef00) at rt.ispc:201
 #2 0x0000000100000f24 in start ()
 (qdb) p node.bounds
11 = \{\{-17.4027596, -7.80148792, -0.906687021\}, \{0, -10.6387606, -0.00148700003\}\}
 (adb) p ray.dir[0]
$12 = \{0.010883674, 0.0108848382, 0.010878643, 0.0108798062\}
 (gdb)
--:**- *qud-rt*
                 Bot (102,6) (Debugger:run [stopped] +2)--8:09AM 0.39-----
     Ray ray = r;
     bool hit = false:
     // Follow ray through BVH nodes to find primitive intersections
     uniform int todoOffset = 0, nodeNum = 0;
     uniform int todo[64];
     while (true) {
         // Check ray against BVH node
         LinearBVHNode node = nodes[nodeNum];
         if (any(BBoxIntersect(node.bounds, ray))) {
             uniform unsigned int nPrimitives = nPrims(node);
             if (nPrimitives > 0) {
                  // Intersect ray with primitives in leaf BVH node
                 uniform unsigned int nrimitivesOffset = node offset:
66% (200,44) (C++/l +2 Abbrev)--8:09AM 0.39-----
```

Scalar + Vector Computation

```
void sqr4(float value) {
   for (int i = 0; i < 4; ++i)
     value *= value;
}</pre>
```

Scalar + Vector Computation


- "Uniform" variables have a single value over the set of SPMD program instances
- Stored in scalar registers
- Perf benefits: multi-issue, BW, control flow coherence

```
void sqr4(float value) {
    for (uniform int i = 0; i < 4; ++i)
      value *= value;
}</pre>
```

Data Layout: AOS

```
struct Point {
  float x, y, z;
};

uniform Point a[...];
int index = { 0, 1, 2, ... };
float x = a[index].x;
```



Data Layout: SOA

```
struct Point4 {
   float x[4], y[4], z[4];
};

uniform Point4 a[...];
int index = { 0, 1, 2, ... };
float x = a[index / 4].x[index & 3];
```



float x = a[index / 4].x[index & 3]

Data Layout: SOA

```
struct Point {
  float x, y, z;
};

soa<4> Point a[...];
int index = { 0, 1, 2, ... };
float x = a[index].x;
```



```
float x = a[index].x;
```

AOS Access Optimization: Coalescing

```
struct Point {
  float x, y, z;
};

uniform Point a[...];
int index = { 0, 1, 2, ... };
float x = a[index].x;
float y = a[index].y;
float z = a[index].z;
```

```
x0 y0 z0 x1 y1 z1 x2 y2 z2 x3 y3 z3
```

AOS Access Optimization: Coalescing

```
struct Point {
  float x, y, z;
};

uniform Point a[...];
int index = { 0, 1, 2, ... };
float x = a[index].x;
float y = a[index].y;
float z = a[index].z;
```




3x vector loads

AOS Access Optimization: Coalescing

```
struct Point {
  float x, y, z;
};


uniform Point a[...];
int index = { 0, 1, 2, ... };
float x = a[index].x;
float y = a[index].y;
float z = a[index].z;
```

3x vector loads
Shuffle elements




Performance vs. Serial C++


	I core x 8-wide AVX	4 cores x 8-wide AVX
AO Bench	6.19x	28.06x
Binomial	7.94x	33.43x
Black-Scholes	8.45x	32.48x
Deferred Shading	5.02×	23.06x
Mandelbrot	6.21x	20.28x
Perlin Noise	5.37x	-
Ray Tracer	4.31x	20.29x
Stencil	4.05x	15.53x
Volume Rendering	3.60x	17.53x



Performance vs. Serial C++

	40 cores x 4-wide SSE	
AO Bench	182.36x	
Binomial	63.85x	
Black-Scholes	83.97x	
Ray Tracer	195.67x	
Volume Rendering	243.18x	





Reasons for Super-Linear Performance Improvements

- Better cache performance
- Effective use of scalar + vector registers
- Control flow amortized over multiple program instances
- Shared computation between program instances
- When running "extra-wide", more ILP available to processor

ispc is Open Source

- Released June 2011—thousands of downloads since then
- BSD license
- Built on top of LLVM
- {OS X, Linux, Windows} x {32, 64 bit} x {SSE2, SSE4, AVX, AVX2}

http://ispc.github.com

Recap

- Demand opportunity for performance scaling with core count * SIMD width / core
- Real-world applications generally exhibit variable available parallelism
 - Can work smarter if massive parallelism not required
- Open question: optimal trade-off between HW and SW?
 - Detecting control flow, scatter/gather coherence, ...

Thanks

http://ispc.github.com

Optimization Notice

Intel compilers, associated libraries and associated development tools may include or utilize options that optimize for instruction sets that are available in both Intel and non-Intel microprocessors (for example SIMD instruction sets), but do not optimize equally for non-Intel microprocessors. In addition, certain compiler options for Intel compilers, including some that are not specific to Intel micro-architecture, are reserved for Intel microprocessors. For a detailed description of Intel compiler options, including the instruction sets and specific microprocessors they implicate, please refer to the "Intel Compiler User and Reference Guides" under "Compiler Options." Many library routines that are part of Intel compiler products are more highly optimized for Intel microprocessors than for other microprocessors. While the compilers and libraries in Intel compiler products offer optimizations for both Intel and Intel-compatible microprocessors, depending on the options you select, your code and other factors, you likely will get extra performance on Intel microprocessors.

Intel compilers, associated libraries and associated development tools may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include Intel® Streaming SIMD Extensions 2 (Intel® SSE2), Intel® Streaming SIMD Extensions 3 (Intel® SSE3), and Supplemental Streaming SIMD Extensions 3 (Intel SSSE3) instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors.

While Intel believes our compilers and libraries are excellent choices to assist in obtaining the best performance on Intel and non-Intel microprocessors, Intel recommends that you evaluate other compilers and libraries to determine which best meet your requirements. We hope to win your business by striving to offer the best performance of any compiler or library; please let us know if you find we do not.


Backup

Arch Features That Improve SPMD Performance

- SIMT (HW SPMD control flow support)
- Gather / scatter
 - Instructions, coalescing memory controllers, ...
- Latency hiding
- Masked vector instructions
- Scalar registers & instructions

Big, Medium, and Small Cores

SNB CPU	MIC/LRB GTX460		
2 HW threads/core	2 HW threads/core	To 48 HW threads/core	
Hide inst, \$ latency	Hide inst, \$, mem latency	Hide inst, \$, mem latency	
3+ GHz	??	~I GHz	
4 cores	50+ cores 7 SMs (cores)		
8x SIMD/core	16x SIMD/core	2 16x SIMD/core	
Out-of-order	In order	In order	
Latency optimized	Middle ground Throughput optimiz		
HW SIMD	HW SIMD HW SIMT		



Well-implemented versions of poster-child GPGPU throughput kernels on CPU are geomean just 2.5x faster on GPU

Debunking the 100X GPU vs. CPU myth: An evaluation of throughput computing on CPU and GPU, Lee et al. ISCA 2010. http://portal.acm.org/citation.cfm?id=1816021&ret=1

Implementing Gather/Scatter

	CPU	MIC	GPU
HW Support	Limited(*)	ISA	ISA / Memory Controller
Coherence Detection	Compile-time	Compile-time	Execution-time